Did you measure the voltages on SCL and SDA, are they not greater than Vdd+0.3V and supplying the TSC? Using 2K2 pull-up resistors it looks like you have a long (capacitive) bus, did you try series resistors between TSC and the SCL and SDA bus-signals to protect against high voltage spikes? With 2K2 pull-up they should be between ~100-200R.
↧