Part Number: ADS1293 Hi Sirs, As title, would you pls advise that if we can setup sample rate of the ADS1293 to 128, 256, 512 and 1024Hz by EVM's GUI? If yes, can we have a guidance to program it? Thank you and Best regards, Wayne Chen 03/26/2019
↧
Forum Post: ADS1293: Can We Configure the ADS1293's Sample Rate to 128, 256, 512 and 1024Hz?
↧
Forum Post: RE: ADS8688: EXTERNAL CV INPUTS with ADS8688
Hi Dale, thanks again for your outstanding help . So, all considered, let's go for the ads8668 , please help me with the wiring of the related chips and the pcb design.. So, if i got it right i should wire these components. LM5017 TPS71533 TPS71501 ISO7141CC Regards and have a nice day
↧
↧
Forum Post: ADS131E08: Output Code in case of Pseudo-Differential Input
Part Number: ADS131E08 Hi team, Let me ask you basic question in terms of output code of ADS131E08 in case of Pseudo-Differential Input. When AVDD=VREFP=2.5V/AVSS=VREFN=-2.5V and VINN=0V, full scale range should be ±2.5V because of Pseudo-Differential Input. In this case, ADS131E08 can generate output code as 400000(-2.5V)~3FFFFF(2.5V). Because when differential input, full scale output code should be 800000(-5V)~7FFFFF(5V). So in case of Pseudo-Differential input, output code range is supposed to be half of differential input. Is this understanding correct? If so, in case of Pseudo-Differential input, 1LSB is NOT derived by (VREF / Gain) / 2^24 BUT ( 2 × VREF / Gain) / 2^24 even though full scale range of Pseudo-Differential is VREF. Is this also correct? I'm looking forward to hearing back from you. Best regards, Shota Mago
↧
Forum Post: CCS/DAC81416: DAC81416 Spi program example
Part Number: DAC81416 Tool/software: Code Composer Studio hi Team: I want to use MCU SPI to control DAC81416 ,could you pls help to support mcu SPI program example?
↧
Forum Post: ADS1115: Can I use a differential input and 2 single ended inputs at the same time?
Part Number: ADS1115 Hi, Is it possible to operate A0 and A1 in differential mode whilst A2 and A3 are in single ended mode referenced to ground? I have only seen reference to using differential or single but not both at the same time. Is it possible please? Just for more clarity of my reason... I wish to measure the voltage drop across a resistor to calculate current flow and record a battery voltage on one single ended input and solar panel voltage with another single ended input referenced to ground. Thanks Martin
↧
↧
Forum Post: ADS1298: Input Common Mode Range
Part Number: ADS1298 Along those same lines, I don't understand the input common-mode range equation. Why is the gain in the formula if it's the input common mode? Thank you. - Colleen
↧
Forum Post: RE: LM98714: Is there Amplifier required for OS pin?
Hi Ting, That's no need to add an amplifier, figure 8 is an example of the AC coupling. The AC coupling will center the input around VCLP, this is important in sample and hold mode. For CCD type the AC is needed just for the common mode voltage. If needed in sample hold mode of operation and internal source follower can be added. You can find a detailed description in data sheet 7.3 section Regards, Costin
↧
Forum Post: RE: ADS1293: Can We Configure the ADS1293's Sample Rate to 128, 256, 512 and 1024Hz?
Thank you for your advise, Ryan. I will send customer's business information by Email...Wayne Chen
↧
Forum Post: ADS1148: Inpulse noise test between ADC input(AINX) and AC/DC power's GND with 1.5kV
Part Number: ADS1148 Hi all Would you mind if we ask ADS1148 ? Our customer tested ADS1148 with follow condtions; Test condition : Inpulse noise test between ADC input and AC/DC power's GND with 1.5kV As the result, the device was latched up. Until the device powered again, the device keeps latched up condtion. Our customer tried to insert some passive parts(diode, capacitance, common mode coil), however there was no effect. So, if you have some knowleagde for this solution, could you share us? Kind regard, Hirotaka Matsumoto
↧
↧
Forum Post: ADS1262EVM-PDK: Load cell signal sampled with the ADS1262
Part Number: ADS1262EVM-PDK Hello I have a doubt about the sampling signal sampled with my ADS1262 . I'm sampling a load cell signal for the different frequencies of the ADS1262 , and I am obtaining the next result. (Note: the value of the result are in kg). It is observed a sinusoidal signal with a frequency of 50Hz for all the sampling frequencies. What is it due to? Could be it electric noise coupled to the load cell signal or is it something of the ADC sampling? The ADS1262 is configured with a gain of 32 V/V and a sinc4 filter. The ADC is powered with an external power supply where AVDD=5V and AVSS=GND. Moreover, VREF(+)=5V and VREF(-)=GND. The ADS1262 is connected in ratiometric way with the load cell. Thank you in advance. Best regards.
↧
Forum Post: ADS1296R: ADS1296RIZXGT Testing Faulty Parts
Part Number: ADS1296R Hi all, The part in question is fitted into an sleep analyser we produce onsite; the part is reading an analogue signal through the BGA, we’re measuring a differential signal into IN4P and IN4N on the BGA but most of the time does not reach its optimum point/set range (set by the customer). We unfortunately don’t have the means to test the removed BGA on site; therefore I’m asking if anyone knows a method to test removed parts or can you recommend a testing method please. We believe the removed parts are working fine but the range set by the customer is too narrow meaning not all parts are passing- by conducting a test on so called ‘faulty parts’ I want to ensure they are working within your set specifications. Proving the customer tolerances are wrong. Any help would be greatly received. Kind regards, Craig.
↧
Forum Post: ADS8354: SPI Communication problems
Part Number: ADS8354 Hi, i have some problems receiving the SPI data from the ADS8354 correctly. The recieved bits are shiftet by one so i would quess it is a problem with CPOL & CPHA but i tried all combination and had no luck. Based on the timing diagram of the datasheet i would say that i need to capture the data on falling edges and change data on rising edges. But based on the text of the datasheet i would say i have to send on rising edges so the ADC can latch the data on falling edges. "The first 16 bits of data on SDI are latched into the device on the first 16 SCLK falling edges." AND I have to capture on rising edges because the ADC outputs on falling edges. "SDO_A outputs the contents of the selected user-programmable register on the first 16 SCLK falling edges." So what would be the correct CPOL & CPHA setting for my microcontroller to communicate to the ADS8354 ?
↧
Forum Post: RE: TLV5604: one-wire output is out of control.
I am closing the thread now. You can reopen it if you have an update. Regards, Uttam
↧
↧
Forum Post: RE: DAC8831EVM: DAC8831EVM
Closing the thread now. You can reopen if you have an update. Regards, Uttam
↧
Forum Post: RE: ADS1115: Can I use a differential input and 2 single ended inputs at the same time?
Hi Joseph, Thank you for your reply. I hope I have attached a 'simplified' schematic. One thing I have now noticed after giving it a try is that the differentail is comming out at 0 regardless of the input. I suspect that the differential should maybe be wrt ground. In other words, maybe it measures A0 wrt gnd and A1 wrt gnd then takes one from the other to give a differential value. Unfortunatly my inputs are not reference to gnd which maybe why they are reading 0. Could this be the case or is there something wrong? Also, there are floating voltages on the single ended inputs of around 1 volt. These are effecting the readings. I suspect maybe my potential divider on the inputs is using too higher value resistors (52k/10k) for a 6:1 reduction. Do you think I should use smaller values, maybe 5k/1k? Thanks Martin
↧
Forum Post: ADS8332: Sample/hold function
Part Number: ADS8332 Hi team, At the datasheet page 20, the datasheet describes "which inherently includes a sample/hold function." Does it mean the customer doesn't require external sample/hold circuit, since the device has sample/hold circuit? Thank you for your support. Best regards, Takeshi Sasaki
↧
Forum Post: ADS114S08: PCB Lay-out ADS114S08
Part Number: ADS114S08 Hi, I would like to know the best point to connect GND, AGND and DGND in the lay-out of pcb? Or does it matter? Thanks a lot, Edson
↧
↧
Forum Post: RE: DAC37J82: JESD204B deterministic latency with Xilinx FPGA & DAC37J82 using AD9528
lhlhlhjay, I have attached 2 config files. One is with the PLL used the other is with an external 1GHz clock source. Regards, Jim (Please visit the site to view this file)(Please visit the site to view this file)
↧
Forum Post: ADS1298: ADS1298
Part Number: ADS1298 Hello, Can anyone tell me what should be the power rating for the liming resistor used between the TVS diode and high voltage input? Thanks and regards, Ibtesam.
↧
Forum Post: RE: ADS1115: Can I use a differential input and 2 single ended inputs at the same time?
Hi, I have a second idea and question. If I use only 3 inputs can I take a differentail reading between A0 and A1, then take a further single ended reading on A0, then another on A2. In other words, can I do both? That way I will have a spare input (A3) for future use. I am aware that I could just take single ended inputs and use software to take one value from the other, but in that case what would be the point of having differential inputs. Thanks Martin
↧